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Rise-time effects in ggnMOSt under TLP stress 
G. Boselli', A.J. Mouthaan' and F.G. Kuper'*2 
Abstract-In this paper the main mechanisms that lead the turn on 
of the parasitic bipolar transistor of a grounded gate nMOS 
transistor (ggnM0S) under TLP stress have been analyzed in 
detail in the sub-nanoseconds range by means of a mixed-mode 
simulator. We showed that the breakdown voltage of the ggnMOS 
measured in static conditions would underestimate the maximum 
voltage across the protection structure obtained by TLP stress, 
depending on the rise-time of the applied pulse. 
I. INTRODUCTION 
In CMOS technology the protection against ESD events is 
usually realized with grounded gate nMOS transistors 
(ggnMOS) in snapback conduction mode. This mode is 
reached in thls way: when a positive pulse (ESD) is applied 
to the drain junction (n*/p substrate), it is forced in reverse 
biasing until, eventually, it reaches its breakdown. In this 
condition holeelectron pairs are generated inside the 
depletion region because of the high value of the electric 
field: electrons are collected at the drain contact while the 
holes are collected at the substrate (grounded), increasing 
its potential with respect to the source junction When this 
local potential is lugli enough to forward biasing the 
source-substrate junction, electrons are injected froin the 
source to the drain. If this parasitic bipolar structure 
@rain=Collector; Substrate=Base; Source=Emnitter) has 
got a forward gain high enough, it can provide its own base 
current, keeping the structure self-biased. Then, in tlus 
condition, the stress current associated to an ESD event is 
entirely sustained by the parasitic bipolar transistor. The 
characterizing parameters of this protection structure are: 
VTI, turn-on voltage of the parasitic bipolar transistor 
associated to the structure; 
VHOLDING, corresponding to the ininimuin clamp 
voltage across the protection device; 
toN.  switching on time of the protection structure; 
In, current at wlucli the protection structure goes in 
2"d breakdown ("thermal breakdown") that leads to 
irreversible damage [ 11. 
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The turrl-on voltage VTl is nonnally identified in the 
breakdown voltage of the draidsubstrate junction and it 
corresponds to the maximum reachable value, VMx, across 
the device to protect before any damage inight be caused 
(for instance, oxide breakdown). It can be obtained by DC 
characterization or quasi-static measurements like TLP 
(transmission line pulse) [2]. In TLP a constant high 
current pulse is forced into the structure under test: with 
100 ns. of pulse duration, this test has been proven to be 
equivalent (i.e., inducing the same kind of failure) to an 
Human Body Model (HBM) pulse 131, which is the most 
standardized test for ESD protection structures. The TLP 
rise-time depends upon the parasitic elements in the 
measurement set-up and is normally in the order of few 
nsec. even if it may be much shorter (< 1 nsec.). We 
investigated on the effects of reducing the rise-time of the 
TLP on Vmx. As we will show in this papcr, this value of 
V- is strongly dependent on the rise-time of the applied 
TLP, leading to a underestimation of its value in the case of 
very fast TLM compared with the same value of Vux 
obtained by DC characterization 
11. SIMULATIONS 
The simulated devices (Figure I) are nMOS with 
L=O.Scun, W=lOOpm, lateral bulk contact, medium doped, 
P-well and tox =60 nm. The shallow N (n? doping profiles 
are represented by gaussian distributions with xJ =Os lpm. 
Figure 1: Simulated device. 
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On such a device, simulations in transient regime of TL 
pulses by mans of a Mixed-Mode Simulator (circuit -t 
device simulator) implemented in Atlas by Silvaco [4] have 
been carried out. One of tlle advantages of such approach 
consists in setting rise-time pulses experimentally unlikely 
as order of time (although physically possible) to better 
understand the physics mechanisms involved. 
TIE simulations have been performed "cold because from 
a first non-isothennal approach [ 5 ]  we obtained a AT 
LATTICE not largcr than 20 O K  during the transient that leads 
to the snapback conduction mode. Therefore, in first 
approxiination, we neglect the thermal production of 
minority carriers (fundamental inecllanism in the 
neighborhood of the 2"1 breakdown [6]). 
By forcing a current pulse of -1.3 A (corresponding to an 
HBM level of 2KV) with a rise-time of 5 psec., we 
obtained a behavior of the voltage across the device under 
study as reported in Figure 2. 
40 L I 
Notice that the peak voltage exceeds that of static 
breakdown of the DrdSubstrate junction, considered as 
the maximum value across the protected device. As it is 
possible to note there are 4 particular interesting points 
(marked as A, B, C and D) before the device reaches the 
holding voltage condition. In Figure 4 the evolution of the 
electric field along a cross section through the channel is 
shown for the above mentioned points. 
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Figure 4: Simulated electric field from the drain junction to thc 
source 
From t=O to t=tA there is a current of holes displaced for 
capacitative effect (dV/dt) that loads the overlap 
capacitance (Figure 5) leading a very high electric field in 
that region. Notice that even before reaching the point A, 
the electric field might be strong enough to activate impact 
2,0E-l ionization so as it  increases the efficiency of the process. O.OE+OO 5.OE-12 1 .OE-lI 1.5E-11 
I (sec ) 
Figidre 2: Clamping voltage of the device submitted to a current 
pulse of 1.3 A with a 5 psec. rise-the. 
As it is possible to notice there are two peaks and one 
minimuin before reaching the holding voltage, whose value 
corresponds to that calculated from the simulation of DC 
breakdown characteristic (Figure 3). 
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Figure 3: Siniulated breakdom characteristic in DC conditions of 
the device in Fig4re 1. 
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Figure 5: Gate current of the simulated device in Figure 1. 
Between t=tA and f=tB the flow of holes current in the 
source direction takes place, reducing the electric field. 
Between t'B and t=k the holes current starts to be enough 
near to the source junction to bias the substrate (base) 
compared to the source (emitter) an4  therefore, increasing 
the electric field. In t=tc the sourcehubstrate junction 
(basdemnitter) is forward biased and it starts to inject 
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electrons in the substrate in the direction of the drain. 
When these electrons reach the drain junction, the parasitic 
bipolar is virtually switched on (holding voltage). This last 
mechanism is confimied from the increase of the time 
necessary to reach the holding voltage increasing the gate 
length (increase of the average base transit time, [7], 
(Figure 6). 
IV. CONCLLJSIONS 
40 53 
35 
30 
2 25 
% ;r 20 
15 
10 
5 
O.OE+OO 1.OE-11 2.OE-11 3.OE-11 4.OE-11 5.OE-11 6.OE-11 
t (sec.) 
Figure 6: Clamping voltage as fuiiction of gate length. 
As a confirination that the main mechanism in the transient 
behavior is tlie holes injection for capacitative effect, we 
noticed that the voltage across tlle device does not vary 
sigxuficantly with the amplitude of the stress applied 
(Figure 7). 
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Figure 7: Clainping voltage as function’of pulse amplitude. 
Another fact coilfiniung the previous hypotlxsis is the 
behavior of the inaxirnum voltage across the device as a 
function of the rise-time of tlle applied pulse (Figure 8). 
Note that when the rise-time corresponds to 5 mec. (Le., in 
the range of the nominal TLP test), tlie maximum voltage is 
exactly corresponding to the one obtained from the static 
DC characteristic. 
We showed how during the switching on time of the 
parasitic bipolar transistor it is possible to reach voltages 
even exceeding the breakdown voltage of the 
draidsubstrate junction measured in DC conditions. Ths 
phenomenon has been explained to be caused by the 
loadmg of the overlap capacitance with holes displaced by 
capacitative effect (dV/dt). This is also confirmed by the 
dependence of the maximum reached voltage on the rise- 
time of the applied pulse. 
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Figure 8: Maximum voltage across the protection device as 
functioii of the rise-time for the applied pulse. 
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